

CMOS-6/6A/6V/6X 1.0-MICRON CMOS GATE ARRAYS

April 1992

Description

NEC's CMOS-6 gate array families (CMOS-6, CMOS-6A, CMOS-6V and CMOS-6X) are ultra-high performance, sub-micron effective channel length CMOS products created for high-integration ASIC applications.

The device processing includes 1.0-micron (drawn) silicon-gate CMOS technology and three-layer (CMOS-6) and two-layer (CMOS-6A, CMOS-6V, CMOS-6V) metallization. This technology features channelless (sea-of-gates) architecture in densities from 1,200 to 177,408 equivalent gates, with an internal gate delay of 270 ps (F/O=1; L = 0). Output drive is variable to 18 mA. Slew rate buffers are also available.

CMOS-6 products are fully supported by NEC's advanced ASIC design technology. NEC's OpenCAD[®] integration system lets the designer choose the most powerful design tools and services available. The CMOS-6/6A/6V macro cell (block) library is compatible with the powerful CMOS-5 block library, which contain over 300 cells and more than 100 interface options.

NEC offers advanced packaging solutions with both through-hole and surface-mount ceramic PGAs and flat packages. These heat-sink-equipped packages give CMOS-6 devices the performance edge in high-integration applications.

Features

- Channelless, 1.μm CMOS high-density architecture
- Variable output drive: 4.5, 9.0, 13.5, or 18.0 mA
- Slew rate output buffers
- Free size memory blocks to 64 Kbytes (16K x 4, μPD65676)
- Powerful block library with more than 400 macros
- □ 3V characterized block library
- New 0.65 mm 184-pin plastic QFP for cost effective designs
- □ High I/O to gate ratio for CMOS-6V and CMOS-6X

Publications

This data sheet contains preliminary specifications, package information, and operational data for the CMOS-6 gate array families. Additional design information is available in NEC's CMOS-6 Block Library and CMOS-6 Design Manual. Contact your local NEC Design Center or the NEC Literature Center for further ASIC design information; see the back of this data sheet for locations and phone numbers.

OpenCAD is a registered trademark of NEC Electronics Inc. 70020-5



Gate Array Sizes

		Estimated	Usable Gates	
Device	Available	-	Design =	I/O Pads
(μ PD)	Gates	50% Memory	All Random*	(Max.)
CMOS-62	X Devices			
65612	1,200	1,000	800	64
65622	2,700	2,300	1,900	84
65626	3,900	3,300	2,700	104
65632	5,600	3,900	3,900	104
CMOS-6	A Devices			
65630	5,376	4,600	3,800	84
65636	8,000	6,800	5,600	100
65640	11,520	9,800	8,100	120
65646	16,240	13,800	11,400	140
65650	21,120	18,000	14,800	160
65654	30,720	26,100	21,500	192
CMOS-6	V Devices			
65631	5,544	4,700	3,900	140
65641	11,520	9,800	8,100	160
65644	14,040	11,900	9,800	160
65647	16,240	13,800	11,400	160
65648	18,600	15,800	13,000	160
65651	21,120	18,000	14,800	220
65652	26,640	22,600	18,600	220
65655	30,720	26,100	21,500	, 220
CMOS-6	Devices			
65658	42,240	37,000	21,700	220
65664	72,576	63,500	54,400	288
65672	119,232	104,300	89,400	368
65676	177,408	155,200	133,100	448

Actual gate utilitization may vary depending on circuit implementation.

Utilization is 75% for three-layer metal; 70% for two-layer metal.

Memory utilization is determined by 50% x available gates + (utilization x 50% available gates)

Depending on package and circuit specification **Datasheet 4U.com**



Circuit Architecture

CMOS-6 products are built with NEC's 1-micron channelless architecture. As shown in figure 2, CMOS gate array chips are divided into I/O and internal cell areas. The I/O cell area contains input and output buffers that isolate the internal cells from high-energy external signals. The internal cell area is an array of basic cells, each composed of two p-channel MOS transistors and two n-channel MOS transistors, as well as four additional n-channel MOS transistors for compact RAM design. A cell configured as a two-input NAND gate is shown in figure 3. These p-channel and n-channel transistors are sized to offer a superb ratio of speed to silicon area.





Figure 2. Chip Layout and Internal Cell Configuration

Figure 3. Cell Configured as a Two-Input NAND



Output Slew Rate Selection

Fast rise and fall times of CMOS output buffers can cause system noise and signal overshoot. When an unterminated line is being driven by a buffer, the maximum line length is determined by the rise and fall time of the output buffers and the round-trip signal delay of the line.

As a general rule, the round-trip delay of the line should not exceed the rise or fall time of the driving signal. Transmission lines that are longer than those determined by the above rule can cause system performance degradation because of reflections and ringing. One benefit of slew rate output buffers is that longer interconnections on a PC board (and routing flexibility) are possible with slew rate output buffers.

The ASIC designer can slow down the output edge rate by selecting the slew rate output buffer and thus allowing for a longer line.

Also, as the slew rate buffers inject less noise than their non-slew rate counterparts into the internal power and ground busses of the devices, the slew rate buffers require fewer power pairs for simultaneous switching outputs.

Absolute Maximum Ratings

Power supply voltage, V _{DD}	–0.5 to +6.5 V
Input/output voltage, V _I / V _O	–0.5 V to V _{DD} + 0.5 V
Latch-up current, ILATCH	>1 A (typ)
Output current, I ₀	
4.5-mA drive	10 mA
9-mA drive	20 mA
13.5-mA drive	30 mA
18-mA drive	40 mA
Operating temperature, T _{OPT}	–40 to +85°C
Storage temperature, T _{STG}	−65 to +150°C

Caution: Exposure to absolute maximum ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should not be operated outside the recommended operating conditions.

Input/Output Capacitance

 $V_{DD} = V_1 = 0 V; f = 1 MHz$

Terminal	Symbol	Тур	Max	Unit
Input	C _{IN}	10	25	pF
Output	C _{OUT}	10	25	pF
I/O	C _{I/O}	10	25	pF

Note:

(1) Values include package pin capacitance.

Power Consumption

Description	Limits (max)	Unit	Test Conditions
Internal cell	8	μW/MHz	F /O = 3; L = 3 mm
Input block	46	μW/MHz	F/O = 3; L = 3 mm
Output block	.98	mW/MHz	C _L = 15 pF

Recommended Operating Conditions

		CMOS	Level	TTL		
Parameter	Symbol	Min	Max	Min	Max	Unit
Power supply voltage	V _{DD}	4.5	5.5	4.75	5.25	V
Ambient temperature	T _A	-40	+85	0	+70	°C
Low-level input voltage	V _{IL}	0	0.3 V _{DD}	0	0.8	V
High-level input voltage	V _{IH}	0.7 V _{DD}	V _{DD}	2.2	V _{DD}	V
Input rise or fall time	t _R , t _F	0	200	0	200	ns
Input rise or fall time, Schmitt	t _R , t _F	0	10	0	10	ms
Positive Schmitt-trigger voltage	V _P	1.8	4.0	1.2	2.4	V
Negative Schmitt-trigger voltage	V _N	0.6	3.1	0.6	1.8	V
Hysteresis voltage	V _H	0.3	1.5	0.3	1.5	V

AC Characteristics

 $V_{DD} = 5 \text{ V} \pm 10\%; \ \text{T}_{A} = -40 \text{ to } +85^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Toggle frequency	f _{TOG}	120			MHz	D-F/F; F/O = 2
Delay time, internal gate	t _{PD}		270		ps	F/O = 1; L = 0 mm
Delay time, 2-input NAND gate			700		ps	F/O = 3; L = 3 mm
Delay time, buffer						
Input (FI01)	t _{PD}		1.25		ns	F/O = 3; L = 3 mm
Output (FO01)	t _{PD}		2.0		ns	С _L = 15 рF
Output rise time	t _R		3.0		ns	C _L = 15 pF
Output fall time	t _F		2.0		ns	C _L = 15 pF



DC Characteristics

 $V_{DD} = 5 \text{ V} \pm 10\%; \ \text{T}_{\text{A}} = -40 \text{ to } +85 \ ^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Quiescent current (Note 1)	Ι		0.1	400	μA	V _I = V _{DD} or GND
Input leakage current						
Regular	I ₁		10 ⁻⁵	10	μA	$V_{I} = V_{DD}$ or GND
50 kΩ pull-up	I _I	-40	-100	-270	μA	V _I ≃ GND
5 kΩ pull-up	I ₁	-0.35	-1.0	-2.2	mA	V _I = GND
50 kΩ pull-down	l _i	45	120	300	μA	V _I = V _{DD}
Off-state output leakage current	l _{oz}			10	μA	$V_{O} = V_{DD}$ or GND
Input clamp voltage	V _{IC}	-1.2			V	l _I = 18 mA
Output short circuit current (Note 2)	l _{os}	-250			mA	$V_0 = 0 V$
Low-level output current (CMOS)						
4.5 mA (Note 3)	I _{OL}	4.5			mA	V _{OL} = 0.4 V
9 mA (Note 3)	I _{OL}	9.0			mA	V _{OL} = 0.4 V
13.5 mA (Note 3)	I _{OL}	13.5			mA	V _{OL} = 0.4 V
18 mA (Note 3)	I _{OL}	18.0			mA	V _{OL} = 0.4 V
High-level output current (CMOS)						
4.5 mA (Note 3)	I _{он}	-2.5			mA	$V_{OH} = V_{DD} - 0.4 V$
9 mA (Note 3)	I _{он}	-5.0			mA	$V_{OH} = V_{DD} - 0.4 V$
13.5 mA (Note 3)	I _{он}	-7.5		· ·	mA	$V_{OH} = V_{DD} - 0.4 V$
18 mA (Note 3)	ІОН	-10.0			mA	$V_{OH} = V_{DD} - 0.4 V$
Low-level output current (TTL)						
9 mA (Note 4)	I _{OL}	9.0			mA	V _{OL} = 0.4 V
18 mA (Note 4)	I _{OL}	18.0			mA	V _{OL} = 0.4 V
High-level output current (TTL)						
9 mA (Note 4)	I _{он}	-0.5			mA	V _{OH} = 2.4 V
18 mA (Note 4)	I _{OH}	-1.0			mA	V _{OH} = 2.4 V
Low-level output voltage	V _{OL}			0.1	V	I _{OL} = 0 mA
High-level output voltage (CMOS) (Note 3)	V _{OH}	V _{DD} -0.1			V	ł _{oH} =0 mA
High-level output voltage (TTL) (Note 4)	V _{OH}	2.6	3.4		V	I _{OH} = 0 mA

Notes:

(1) The maximum value reflects the use of pull-up/pull-down resistors and oscillator blocks. Contact an NEC ASIC Design Center for assistance in calculation.

(2) Rating is for only one output operating in this mode for less than 1 second.

 $\begin{array}{ll} \text{(3)} & \text{CMOS-level output buffer } (\text{V}_{\text{DD}} = 5 \text{ V} \pm 10\%, \text{ } \text{T}_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}\text{)}. \\ \text{(4)} & \text{TTL-level output buffer } (\text{V}_{\text{DD}} = 5 \text{ V} \pm 5\%, \text{ } \text{T}_{\text{A}} = 0 \text{ to } +70^{\circ}\text{C}\text{)}. \end{array}$

NEC

Package Plan

	СМОS-6Х µРD65xxx		CMOS-6A CMOS-6V μPD65xxx μPD65xxx												OS- 65x)							
				632	630	_	640			654	631	641					652	655			672	
K gates (usable w/o memory)		1.9	_				8.1				3.9	8.1	9.8	11.4	13.0	14.8	8 18.6	521.5	21.7	54.4	89.4	13
Maximum I/O Pins	64	84	104	104	84	100	120	140	160	192	140	160	160	160	160	220	220	220	220	288	368	44
Plastic Quad Flatpack (QFP)																						
44-pin	А	А	А		Α	А	А	А	А													
52-pin	А	Α	А		А	А	Α	Α	А	Α												
64-pin		Α	Α		Α	Α	Α	Α	Α	А												
80-pin			А		Α	Α	Α	А	A^1	А												
100-pin						А	А	А	А	А	А								Α			
120-pin							А	А	А	А	А								А	Α	Α	
136-pin								А	Α	А	А	А	А						А	Α	Α	
160-pin									А	Α	Е	Α	Α	Α	Α				Α	А	А	А
184-pin										А						А	Α		А	А	Α	Α
Thin Quad Flatpack (TQFP)																						
80-pin			Α																			
Shrink Plastic Quad Flatpack (QF	P-FP) (.5 m	m L	ead Pi	tch)																	
100-pin						Α	Α	Α	Α	Α	Α								Α			
120-pin							Α	Α	Α	А	Α								Α	Α	Α	
136-pin								Α	Α	Α	Α											
144-pin											Е	А	Α						А	А	Α	
160-pin*									А	А		А	А	А	Α				А	А	А	A
176-pin									A	A		A	A	A	A	А	Α		A	A	A	Á
208-pin*										,,						A	A	А	A	A	A	Á
304-pin																••				E	E	E
Ceramic Pin Grid Array (PGA)	• •																					
72-pin							Α	Α	Α	А												
132-pin								Α	Α	А	Α	Α							А	Α	А	Α
176-pin										Α						Α	Α		Α	Α	Α	Α
208-pin																			Α	Α	А	Α
280-pin																				А	А	A
364-pin																					A	Á
Ceramic Pin Grid Array (PGA) (B	utt Lead)																				
288-pin																					A ¹	Α
528-pin (with heat sink)																						Α
528-pin (without heat sink)																						Α
Plastic Leaded Chip Carrier (PLC	C)																					
68-pin																			A			
84-pin																			A			
A – Available																						

A = Available

A¹= Need advanced notice


E = Under Evaluation

* = Heat spreader under evaluation

NOTE: NEC reserves the right to alter the package plan based on the results of qualification. For current package availability, please contact your local NEC Design Center.




184-Pin (0.65 mm) Plastic QFP



The new 184-pin 0.65 mm QFP shown above is ideal for PC integrated chipsets. The package is available with a copper leadframe thereby allowing greater heat dissipation than standard 42 alloy leadframe packages. The 0.65 mm pin pitch allows the use of widely available, cost effective assembly equipment. It is currently available in two masterslices. The μ PD65658 with 25,344 usable gates and the μ PD65664 with 43,545 usable gates.

Typical Package Marking






NEC's ASIC Design System

CMOS-6/6A/6V gate arrays are fully supported by NEC's network of ASIC Design Centers, listed on the back of this data sheet.

Design flow for CMOS-6/6A/6V gate arrays is shown in figure 4. Users can enlist Design Center support at any step in the design flow before actual manufacturing. Figure 4 shows the various levels at which Design Center support may begin — anywhere from level A through level E. Level C, "Verified Netlist," is the most popular interface.

NEC supports its ASIC products with a comprehensive CAD system that significantly reduces the time and expense usually associated with the development of semicustom devices. NEC's OpenCAD integration system supports tools for floorplanning, logic synthesis, automatic test generation, accelerated fault grading and full timing simulation, and advanced place-and-route algorithms. These advanced CAD tools ensure accurate designs.

Sample design kits are available at no charge to qualified users: contact an NEC ASIC Design Center for more information. (Software licensing required—NEC reserves the right to prioritize support based on user requirements.)



(2) NEC provides support of System HILO®, Verilog®, and MACH 1000/1500[™] interface capability.

DAZIX is a registered trademark of DAZIX Daisy / Cadnetix Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. System HILO is a registered trademark of GenRad. Verilog is a registered trademark of Cadence Design Systems, Inc. MACH 1000 and MACH 1500 are trademarks of Zycad Corp.

Figure 4. Gate Array Design Flow

Block Library List

The CMOS-6 families offer a variety of blocks, including gates, flip-flop circuits, and shift registers. The functions of these blocks are designed to be compatible with those of the CMOS-4 and CMOS-5 families.

In addition, such memory blocks as RAM and ROM and low-power gates are provided. The low-power block, in particular, was designed with low fan-out taken into consideration; the number of cells is less than that of the standard block, contributing to low power consumption and high efficiency.

Block List

Block Name	Description	I _{o∟} (mA)	Cells
	Interface Blocks		
Inputs			
FI01 FID1 FIU1 FIW1	Input buffer, CMOS in Input buffer, CMOS in, 50 k Ω pull-down res. Input buffer, CMOS in, 50 k Ω pull-up res. Input buffer, CMOS in, 5 k Ω pull-up res.	- - -	1 (3) 1 (3) 1 (3) 1 (3)
FI02 FID2 FIU2 FIW2	Input buffer, TTL in Input buffer, TTL in, 50 k Ω pull-down res. Input buffer, TTL in, 50 k Ω pull-up res. Input buffer, TTL in, 5 k Ω pull-up res.	- - -	1 (3) 1 (3) 1 (3) 1 (3)
FIB1 FIB2 FDS1 FIS1	Input buffer, CMOS in, high fanout for clock driver Input buffer, TTL in, high fanout for clock driver Input buffer, CMOS Schmitt in, 50 k Ω pull-down re Input buffer, CMOS Schmitt in	- - S -	1 (24) 1 (24) 1 (6) 1 (6)
FUS1 FWS1 FDS2 FIS2	Input buffer, CMOS Schmitt in, 50 k Ω pull-up res. Input buffer, CMOS Schmitt in, 5 k Ω pull-up res. Input buffer, TTL Schmitt in, 50 k Ω pull-down res. Input buffer, TTL Schmitt in	- - -	1 (6) 1 (6) 1 (6) 1 (6)
FUS2 FWS2	Input buffer, TTL Schmitt in, 50 k Ω pull-up res. Input buffer, TTL Schmitt in, 5 k Ω pull-up res.	-	1 (6) 1 (6)
Output	is a second s		
FO01 FO02 FO03 FO04	Output buffer, CMOS out Output buffer, CMOS out Output buffer, CMOS out Output buffer, CMOS out	9.0 13.5 18.0 4.5	1 (2) 1 (4) 1 (4) 1 (2)
FT01 FT02 B007 B0D7	Output buffer, TTL out Output buffer, TTL out Output buffer, CMOS 3-state out Output buffer, CMOS 3-state out, 50 k Ω pull-down res.	9.0 18.0 13.5 13.5	1 (4) 2 (6) 1 (6) 1 (6)
B0U7	Output buffer, CMOS 3-state out,	13.5	1 (6)
B0W7 B008 B0D8	50 kΩ pull-up res. Output buffer, CMOS 3-state out, 5 kΩ pull-up res. Output buffer, CMOS 3-state out Output buffer, CMOS 3-state out, 50 kΩ pull-down res.	13.5 9.0 9.0	1 (6) 1 (5) 1 (5)
B0U8 B0W8 B009 B0D9	Output buffer, CMOS 3-state out, 50 k Ω pull-up resolutput buffer, CMOS 3-state out, 5 k Ω pull-up resolutput buffer, CMOS 3-state out Output buffer, CMOS 3-state out Output buffer, CMOS 3-state out, 50 k Ω pull-down res.		1 (5) 1 (5) 1 (6) 1 (6)

Note: Number of internal cells required is shown in parentheses.



Block Name	Description	I _{OL} (mA)	Cells
Output	s (Cont.)		
B0U9	Output buffer, CMOS 3-state out, 50 kΩ pull-up res.	18.0	1 (6)
B0W9	Output buffer, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.	18.0	1 (6)
B00E B0DE	Output buffer, CMOS 3-state out Output buffer, CMOS 3-state out, 50 kΩ pull-down res.	4.5 4.5	1 (5) 1 (5)
B0UE B0WE BT08 BTU8	Output buffer, CMOS 3-state out, 50 k Ω pull-up re Output buffer, CMOS 3-state out, 5 k Ω pull-up res Output buffer, TTL 3-state out Output buffer, TTL 3-state out, 50 k Ω pull-up res.		1 (5) 1 (5) 1 (6) 1 (6)
BTW8 BT09 BTU9 BTW9	Output buffer, TTL 3-state out, 50 k Ω pull-up res. Output buffer, TTL 3-state out Output buffer, TTL 3-state out, 50 k Ω pull-up res. Output buffer, TTL 3-state out, 50 k Ω pull-up res.	9.0 18.0 18.0 18.0	1 (6) 2 (12) 2 (12) 2 (12)
EXT1 EXT3 EXW3 EXT2	Output buffer, N-ch open drain Output buffer, N-ch open drain, 50 k Ω pull-up res. Output buffer, N-ch open drain, 5 k Ω pull-up res. Output buffer, P-ch open drain	9.0 9.0 9.0 *9.0	1 (2) 1 (2) 1 (2) 1 (2)
EXT4 EXT5 EXT7 EXW7	Output buffer, P-ch open drain, 50 k Ω pull-up res. Output buffer, N-ch open drain Output buffer, N-ch open drain, 50 k Ω pull-up res. Output buffer, N-ch open drain, 5 k Ω pull-up res.	*9.0 18.0 18.0 18.0	1 (2) 1 (2) 1 (2) 1 (2)
EXT6 EXT8	Output buffer, P-ch open drain, 50 k Ω pull-up res. Output buffer, P-ch open drain, 50 k Ω pull-down res.	*18.0 *18.0	1 (2) 1 (2)
EXT9 EXTB	Output buffer, N-ch open drain Output buffer, N-ch open drain, 50 k Ω pull-up res.	13.5 13.5	1 (2) 1 (2)
EXWB	Output buffer, N-ch open drain, 5 k Ω pull-up res.	13.5	1 (2)
* India	cates I _{OH}		
I/O But	ifers		
B001 B0D1	I/O buffer, CMOS in, CMOS 3-state out I/O buffer, CMOS in, CMOS 3-state out,	13.5 13.5	1 (9) 1 (9)
B0U1	50 k Ω pull-down res. I/O buffer, CMOS in, CMOS 3-state out, 50 k Ω pull-up res.	13.5	1 (9)
B0W1	I/O buffer, CMOS in, CMOS 3-state out, 5 kΩ pull-up res.	13.5	1 (9)
B002 B0D2	I/O buffer, TTL in, CMOS 3-state out I/O buffer, TTL in, CMOS 3-state out,	13.5 13.5	1 (9) 1 (9)
B0U2	50 k Ω pull-down res. I/O buffer, TTL in, CMOS 3-state out,	13.5	1 (9)
B0W2	50 kΩ pull-up res. I/O buffer, TTL in, CMOS 3-state out, 5 kΩ pull-up res.	13.5	1 (9)
B003 B0D3	I/O buffer, CMOS in, CMOS 3-state out I/O buffer, CMOS in, CMOS 3-state out, 50 kΩ pull-down res.	9.0 9.0	1 (8) 1 (8)
B0U3	I/O buffer, CMOS in, CMOS 3-state out,	9.0	1 (8)
B0W3	50 kΩ pull-up res. I/O buffer, CMOS in, CMOS 3-state out, 5 kΩ pull-up res.	9.0	1 (8)
B004 B0D4	I/O buffer, TTL in, CMOS 3-state out I/O buffer, TTL in, CMOS 3-state out,	9.0 9.0	1 (8) 1 (8)
B0U4	50 kΩ pull-down res. I/O buffer, TTL in, CMOS 3-state out, 50 kΩ pull-up res.	9.0	1 (8)
B0W4	I/O buffer, TTL in, CMOS out, 5 k Ω pull-up res.	9.0	1 (8)



Block Name	Description	l _{oL} (mA)	Cells
	Interface Blocks (Cont.)		
I/O Buf	fers (Cont.)		
B005	I/O buffer, CMOS in, CMOS 3-state out	18.0	1 (9)
B0D5	I/O buffer, CMOS in, CMOS 3-state out,	18.0	1 (9)
B0U5	50 k Ω pull-down res. I/O buffer, CMOS in, CMOS 3-state out, 50 k Ω pull-up res.	18.0	1 (9)
B0W5	I/O buffer, CMOS in, CMOS 3-state out, 5 k Ω pull-up res.	18.0	1 (9)
B006	I/O buffer, TTL in, CMOS 3-state out	18.0	1 (9)
B0D6	I/O buffer, TTL in, CMOS 3-state out, 50 k Ω pull-down res.	18.0	1 (9)
B0U6	I/O buffer, TTL in, CMOS 3-state out,	18.0	1 (9)
B0W6	50 k Ω pull-up res. I/O buffer, TTL in, CMOS 3-state out, 5 k Ω pull-up res.	18.0	1 (9)
B00A B0UA	I/O buffer, TTL in, TTL 3-state out I/O buffer, TTL in, TTL 3-state out, 50 kΩ pull-up res.	9.0 9.0	1 (9) 1 (9)
B0WA	I/O buffer, TTL in, TTL 3-state out, 5 k Ω pull-up re		1 (9)
B00B	I/O buffer, TTL in, TTL 3-state out	18.0	2 (15)
BOUB	I/O buffer, TTL in, TTL 3-state out, 50 k Ω pull-up res.	18.0	2 (15)
B0WB	I/O buffer, TTL in, TTL 3-state out, 5 k Ω pull-up re		
B00C B0DC	I/O buffer, CMOS in, CMOS 3-state out I/O buffer, CMOS in, CMOS 3-state out, 50 kΩ pull-down res.	4.5 4.5	1(8) 1(8)
BOUC	I/O buffer, CMOS in, CMOS 3-state out,	4.5	1 (8)
BOWC	50 k Ω pull-up res. I/O buffer, CMOS in, CMOS 3-state out,	4.5	1 (8)
B00D	5 kΩ pull-up res. I/O buffer, TTL in, CMOS 3-state out	4.5	1 (8)
B0DD	I/O buffer, TTL in, CMOS 3-state out, 50 k Ω pull-down res.	4.5	1 (8)
BOUD	I/O buffer, TTL in, CMOS 3-state out,	4.5	1 (8)
B0WD	50 kΩ pull-up res. I/O buffer, TTL in, CMOS 3-state out, 5 kΩ pull-up res.	4.5	1 (8)
BSD1	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	13.5	1 (12)
BSI1	50 k Ω pull-down res. I/O buffer, CMOS Schmitt in, CMOS 3-state out	13.5	1 (12)
BSU1	I/O buffer, CMOS Schmitt in, CMOS 3-state out,		1 (12)
BSW1	50 k Ω pull-up res. I/O buffer, CMOS Schmitt in, CMOS 3-state out,		1 (12)
BSD2	5 kΩ pull-up res. I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-down res.	13.5	1 (12)
BSI2	I/O buffer, TTL Schmitt in, CMOS 3-state out	13.5	1 (12)
BSU2	I/O buffer, TTL Schmitt in, CMOS 3-state out,	13.5	1 (12)
BSW2	50 kΩ pull-up res. I/O buffer, TTL Schmitt in, CMOS 3-state out, 5 kΩ pull-up res.	13.5	1 (12)
BSD3	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	9.0	1 (11)
BSI3	50 k Ω pull-down res. I/O buffer, CMOS Schmitt in, CMOS 3-state out	9.0	1 (11)
BSU3	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	9.0	
BSW3	50 k Ω pull-up res. I/O buffer, CMOS Schmitt in, CMOS 3-state out, 5 k Ω pull-up res.	9.0	1 (11)

Note: Number of internal cells required is shown in parentheses.

Block Name	Description	l _{oL} (mA)	Cells
	Interface Blocks (Cont.)		
I/O Buf	fers (Cont.)		
BSD4	I/O buffer, TTL Schmitt in, CMOS 3-state out,	9.0	1 (11)
BSI4	50 k Ω pull-down res. I/O buffer, TTL Schmitt in, CMOS 3-state out	9.0	1 (11)
BSU4	I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 k Ω pull-up res.	9.0	1 (11)
BSW4	I/O buffer, TTL Schmitt in, CMOS 3-state out, 5 k Ω pull-up res.	9.0	1 (11)
BSD5	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	18.0	1 (12
BSI5 BSU5	50 kΩ pull-down res. I/O buffer, CMOS Schmitt in, CMOS 3-state out I/O buffer, CMOS Schmitt in, CMOS 3-state out,	18.0 18.0	1 (12 1 (12
BSW5	50 k Ω pull-up res. I/O buffer, CMOS Schmitt in, CMOS 3-state out, 5 k Ω pull-up res.	18.0	1 (12
BSD6	I/O buffer, TTL Schmitt in, CMOS 3-state out,	18.0	1 (12
BSI6	50 k Ω pull-down res. I/O buffer, TTL Schmitt in, CMOS 3-state out	18.0	1 (12
BSU6	I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 k Ω pull-up res.	18.0	1 (12
BSW6	1/O buffer, TTL Schmitt in, CMOS 3-state out, 5 k Ω pull-up res.	18.0	1 (12
BSIA BSUA	I/O buffer, TTL Schmitt in, TTL 3-state out I/O buffer, TTL Schmitt in, TTL 3-state out,	9.0 9.0	1 (12 1 (12
BSWA	50 k Ω pull-up res. I/O buffer, TTL Schmitt in, TTL 3-state out, 5 k Ω pull-up res.	9.0	1 (12
BSIB	I/O buffer, TTL Schmitt in, TTL 3-state out	18.0	2 (18
BSUB	I/O buffer, TTL Schmitt in, TTL 3-state out, 50 k Ω pull-up res.	18.0	2 (18
BSWB	I/O buffer, TTL Schmitt in, TTL 3-state out, 5 k Ω pull-up res.	18.0	2 (18
BSDC	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	4.5	1 (11
BSIC	50 k Ω pull-down res. I/O buffer, CMOS Schmitt in, CMOS 3-state out	4.5	1 (11
BSUC	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	4.5	1 (11
BSWC	50 k Ω pull-up res. I/O buffer, CMOS Schmitt in, CMOS 3-state out, 5 k Ω pull-up res.	4.5	1 (11
BSDD	I/O buffer, TTL Schmitt in, CMOS 3-state out,	4.5	1 (11
BSID	50 kΩ pull-down res. I/O buffer, TTL Schmitt in, CMOS 3-state out	4.5	1 (11
BSUD	I/O buffer, TTL Schmitt in, CMOS 3-state out,		1 (11
BSWD	50 k Ω pull-up res. I/O buffer, TTL Schmitt in, CMOS 3-state out, 5 k Ω pull-up res.	4.5	1 (11
Slew F	tate Output Buffers		
FE03 BE09 BED9	18 mA CMOS level slew rate output buffer 18 mA CMOS 3-state slew rate output buffer 18 mA CMOS 3-state slew rate output buffer		1 (4 1 (5 1 (5
BEU9	with 50K pull-down res. 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.		1 (5
BEW9	18 mA CMOS 3-state slew rate output buffer		1 (5
BE05	with 5K pull-up res. 18 mA I/O slew rate buffer (CMOS in / CMOS out))	1 (8

BE0518 mA I/O slew rate buffer (CMOS in / CMOS out)1 (8)BED518 mA I/O slew rate buffer (CMOS in / CMOS out)1 (8)with 50K pull-down res.1 (8)

CMOS-6/6A/6V/6X

Block Name	Descrip	tion	Cells			
	Interface Blocks	(Cont.)				
Slew F	ate Output Buffers (Cont.)					
BEU5	18 mA I/O slew rate buffer (0	CMOS in / CMOS out)	1 (8)			
BEW5	with 50K pull-up res. 18 mA I/O slew rate buffer (0 with 5K pull-up res.	CMOS in / CMOS out)	1 (8)			
BE06 BED6	18 mA I/O slew rate buffer (1 18 mA I/O slew rate buffer (1 with 50K pull-down res.		1 (8) 1 (8)			
BEU6	18 mA I/O slew rate buffer (1 with 50K pull-up res.	TL in / CMOS out)	1 (8)			
BEW6	18 mA I/O slew rate buffer (1	TL in / CMOS out)	1 (8)			
BFI5	with 5K pull-up res. 18 mA Schmitt I/O slew rate	buffer	1 (11)			
BFD5	(CMOS in / CMOS out) 18 mA Schmitt I/O slew rate (CMOS in / CMOS out) with		1 (11)			
BFU5	18 mA Schmitt I/O slew rate (CMOS in / CMOS out) with		1 (11)			
BFW5	18 mA Schmitt I/O slew rate	buffer	1 (11)			
BFI6	(CMOS in / CMOS out) with 18 mA Schmitt I/O slew rate		1 (11)			
BFD6	(TTL in / CMOS out) 18 mA Schmitt I/O slew rate (TTL in / CMOS out) with 50		1 (11)			
BFU6	18 mA Schmitt I/O slew rate		1 (11)			
BFW6	(TTL in / CMOS out) with 50K pull-up res. 18 mA Schmitt I/O slew rate buffer (TTL in / CMOS out) with 5K pull-up res.					
Specia	I Blocks					
FIB1 FIB2 OSF1 OSF2	Input buffer, CMOS in, high f Input buffer, TTL in, high fan Feedback resistance for osc Feedback resistance for osc	out for clock driver Ilator (low freq.)	1 (24) 1 (24) 1 1			
OSF3	Feedback resistance for osc	llator with Enable	1			
OSF4	(low freq.) Feedback resistance for osc (high freq.)	llator with Enable	1			
OSI1 OSI2	Oscillator input buffer Oscillator input buffer with El	nable	1 1			
0S01 0S02	Oscillator output buffer with f Oscillator output buffer with f		1			
0S03 0S04	Oscillator output buffer (low to Oscillator output buffer (high	req.)	1 1			
OSO7	Oscillator output buffer with		1			
OSO8	(low freq.) Oscillator output buffer with	eedback res. & Enable	1			
SHT1	(high freq.) Monostable multivibrator		1			
	Oscillator pins must be used lations are:	in combination. Some vali	d			
		equency				
0	SI1 + OSO2 High F	equency requency				
0	SI2 + OSO7 Low Fr	equency with oscillator Ena	able			

OSI2 + OSO7	Low Frequency with oscillator Enable
OSI2 + OSO3 + OSF3	Low Frequency with oscillator Enable
OSI2 + OSO8	High Frequency with oscillator Enable
OSI2 + OSO4 + OSF4	High Frequency with oscilator Enable

·····	
Description	Cells
Function Blocks - Normal Pow	ver
Inverter (F/O = 17)	1
Inverter (F/O = 37)	2
Inverter (F/O = 60)	3
Inverter ($F/O = 92$)	4
Inverter ($F/O = 160$)	12
Non-inverting buffer ($F/O = 17$)	2
Non-inverting buffer ($F/O = 35$)	3
Non-inverting buffer ($F/O = 54$)	4
Non-inverting buffer ($F/O = 74$)	5
Non-inverting buffer ($F/O = 180$)	11
ates	
2-input NOR	2
3-input NOR	3
4-input NOR	4
8-input NOR	7
2-input NOR, power	4
3-input NOR, power	6
4-input NOR, power	8
es	
2-input OR	2
3-input OR	3
4-input OR	3
2-input OR, power	3
3-input OR, power	4
4-input OR, power	4
Gates	
2-input NAND	2
3-input NAND	3
4-input NAND	4
5-input NAND	5
6-input NAND	5

6

4

6

8

2

3

3

3

4

4

3

4

4

4

6

6

8

AND-NOR Gates

Block Name

Inverters F101

F102

F103

F104

F108

F112

F113

F114

F118

F203

F204 F208

F222 F223

F224

F213

F214

F232

F233

F234

F303

F304

F305

F306

F308

F322

F323

F324

F313

F314

F332

F333

F334

AND Gates F312

NAND Gates F302

OR Gates F212

NOR Gates F202

Buffers F111

8-input NAND

2-input AND

3-input AND

4-input AND

2-input NAND, power

3-input NAND, power

4-input NAND, power

2-input AND, power

3-input AND, power

4-input AND, power

F421	2-wide 1-2-input AND-OR inverter
F422	3-wide 1-1-2-input AND-OR inverter
F423	2-wide 1-3-input AND-OR inverter
F424	2-wide 2-2-input AND-OR inverter
F425	3-wide 2-2-2-input AND-OR inverter
F426	2-wide 3-3-input AND-OR inverter
F429	4-wide 2-2-2-2-input AND-OR inverter





Block Name	Description	Cells	Block Name	Description C	Cells
	Function Blocks – Normal Power (Cont.)			Function Blocks – Normal Power (Cont.)	
OR-NA	ND Gates		Flip-Fl	ops	
F431	2-wide 1-2-input OR-AND inverter	3	F596	Synchronous R-S F/F with Set-Reset	11
F432	3-wide 1-1-2-input OR-AND inverter	4	F611	D-F/F	8
F433	2-wide 1-3-input OR-AND inverter	4 4	F614 F617	D-F/F with Set-Reset D-F/F with Set-Reset low	10 10
F434	2-wide 2-2-input OR-AND inverter	•	F631	D-F/F C low	8
F435 F436	2-wide 2-3-input OR-AND inverter 2-wide 3-3-input OR-AND inverter	5 6	F637	D-F/F C low with Set-Reset low	10
F454	4-wide 2-2-2-2-input OR-AND inverter	8	F641	D-F/F, buffered	8
.			F647	D-F/F with Set-Reset low, buffered	10
	Drivers		F661 F667	D-F/F C low, buffered D-F/F C low with Set-Reset low, buffered	8 10
F501 F502	Clock driver Dual clock driver	0	F714	Toggle F/F with Set-Reset	9
FCK1	Clock driver $(F/O = 360)$	40	F717	Toggle F/F with Set-Reset low	9
	Clock driver $(F/O = 720)$	80	F737	Toggle low F/F with Set-Reset low	9
FCK3	Clock driver $(F/O = 1080)$	120	F744	Toggle F/F with Set-Reset, buffered	9
	Clock driver $(F/O = 1440)$	160	F747 F767	Toggle F/F with Set-Reset low, buffered Toggle low F/F with Set-Reset low, buffered	9 9
FCK5	Clock driver $(F/O = 1800)$	200			
EX-OF	Gate		F771 F774	J-K F/F, buffered J-K F/F with Set-Reset, buffered	10 12
F511	Exclusive-OR	4	F777	J-K F/F with Set-Reset low, buffered	12
1311		-	F781	J-K F/F C low, buffered	10
EX-NC	OR Gate		F787	J-K F/F C low with Set-Reset low, buffered	12
F512	Exclusive-NOR	4	F791	Toggle F/F with Set-Reset and Tog. Enable Toggle low F/F with Set-Reset and Tog. Enable low	12 12
A			F792 F922	4-bit D-F/F with Reset	33
Adder		0	F924	4-bit D-F/F	28
F521 F523	1-bit full-adder 4-bit binary full-adder	9 32	-		
1020			Count		
Buffer	S		F961 F962	4-bit synchronous binary counter with Reset low, buffered4-bit synchronous binary up counter with Reset low	52 38
F531	3-state buffer with Enable	5	TOOL		
F532	3-state buffer with Enable low	5	Compa	arator	
Decod	lers		F985	4-bit magnitude comparator	32
F561	2-to-4 decoder	10	Scan		
F981	2-to-4 decoder with Enable low 3-to-8 decoder with Enable low	13 26	S000	Scan path D-F/F with Set-Reset	11
F982	S-IO-8 decoder with Enable low	20	S002	Scan path D-F/F	9
Shift F	Registers		S050	Scan path D-F/F with Set-Reset, Hold	14
F911	4-bit shift register with Reset	33	S052	Scan path D-F/F with Hold	12
F912	4-bit serial/parallel shift register	35	S100 S102	Scan path J-K F/F with Set-Reset Scan path J-K F/F	14 12
F913 F914	4-bit parallel shift register with Reset low, Load 4-bit shift register	39 28	S150	Scan path J-K F/F with Set-Reset, Hold	17
			S152	Scan path J-K F/F with Hold	15
Multip	lexers		S201	Scan path D-latch with Reset	12
F569	8-to-1 multiplexer	18	S202	Scan path D-latch	11
F570 F571	4-to-1 multiplexer 2-to-1 multiplexer	10 6	S301 S302	Scan path D-latch with Reset (ATG) Scan path D-latch (ATG)	8 7
F572	Quad 2-to-1 multiplexer	14	S999	Scan path 2-to-1 data selector	4
Lotob					
Latch		5	Delays		
F595 F601	R-S latch D-latch	5	F130	Delay block (for monostable multivibrator)	8
F602	D-latch with Reset	6	F131 F132	Delay gate Delay gate	6
F603	D-latch with Reset low	7	1 102	Sony gaio	
F604	D-latch with G driver low	6			
F605 F901	D-latch with G low, Reset low 4-bit D-latch	7 20			
F901 F902	8-bit D-latch	38			
'					11

CMOS-6/6A/6V/6X



Block Name	Description	Cells	Block Name	Description	Cells
	Function Blocks – Low Power			Function Blocks – Low Power	
Multip	lexer			ND Gates	
L572	Quad 2-to-1 multiplexer	10	L431 L432	2-wide 1-2-input OR-AND inverter	2
Latche	25		L432 L433	3-wide 1-1-2-input OR-AND inverter 2-wide 1-3-input OR-AND inverter	2 2
L601	D-latch	3	L434	2-wide 2-2-input OR-AND inverter	2
L602	D-latch with Reset	4			
L603 L604	D-latch with Reset low D-latch with G low driver	4 3	L435	2-wide 2-3-input OR-AND inverter	3
			L436	2-wide 3-3-input OR-AND inverter	3
L605 L901	D-latch with G low, R low 4-bit latch	4 10	L454	4-wide 2-2-2-2-input OR-AND inverter	4
L902	8-bit latch	18	EX-OR	Cata	
Inverte	er		L511	EX-OR	3
L101	Inverter	1	EX-NO	R Gate	
Buffer			L512	EX-NOR	3
L111	Non-inverting buffer	1	Decod	ers	
NOR G			L561	2-to-4 decoder	6
			L981	2-to-4 decoder with Enable low	8
L202 L203	2-input NOR	1 2	L982	3-to-8 decoder with Enable low	17
L203 L204	3-input NOR 4-input NOR	2	Flip Flo	Flip Flops	
00.0-	A		L611	D-F/F	5
OR Ga			L614	D-F/F with Set-Reset	7
L212	2-input OR	2	L617	D-F/F with Set-Reset low	7
L213 L214	3-input OR 4-input OR	2 3	L631	D-F/F with C low	5
2214		0	L637	D-F/F with R low, S low, C low	7
NAND	Gates		L714	Toggle-F/F with Set-Reset	7
L302	2-input NAND	1	L717 L737	Toggle-F/F with Set-Reset low Toggle low F/F with Set-Reset low	7
L303	3-input NAND	2			
L304	4-input NAND	2	L922 L924	4-bit D-F/F with Reset 4-bit D-F/F	23 18
L305	5-input NAND	3	L924	4-011 D-F/F	10
L306	6-input NAND	3	Shift R	egisters	
AND G	ates		L911	4-bit shift register with Reset	23
L312	2-input AND	2	L912	4-bit serial/parallel shift register	23
L313	3-input AND	2	L913 L914	4-bit parallel in shift register with Reset low 4-bit shift register	27 18
L314	4-input AND	3	2014		10
AND-N	IOR Gates				
L421	2-wide 1-2-input AND-OR inverter	2			
L422	3-wide 1-1-2-input AND-OR inverter	2			
L423	2-wide 1-3-input AND-OR inverter	2			
L424	2-wide 2-2-input AND-OR inverter	2			
L425	3-wide 2-2-2-input AND-OR inverter	3			
L426	2-wide 3-3-input AND-OR inverter 4-wide 2-2-2-2-input AND-OR inverter	3 4			
L429					

3

12

L462 3-wide 1-2-3-input AND-OR inverter



Block	Description	Basic RAM	BIST	Cells	Block	Descripti
	Memory Blocks					
High-S	peed Basic RAM Blocks - Hard Macr	os			High-S	peed Dual
KD49 KD8B KD8F KDAB	Single-port RAM (32 word x 4 bit) Single-port RAM (64 word x 8 bit) Single-port RAM (256 word x 8 bit) Single-port RAM (64 word x 10 bit)			574 1672 5400 1976	RK8F RK8H RKAB RKAD	Dual-port Dual-port Dual-port Dual-port
KDAF KE49 KE87 KE8B	Single-port RAM (256 word x 10 bit) Dual-port RAM (32 word x 4 bit) Dual-port RAM (16 word x 8 bit) Dual-port RAM (64 word x 8 bit)	 	 	6600 820 520 2128	RKAF RKAH RKC9 RKCB	Dual-port Dual-port Dual-port Dual-port
KE8F KEAB KEAF	Dual-port RAM (256 word x 8 bit) Dual-port RAM (64 word x 10 bit) Dual-port RAM (256 word x 10 bit)			6000 2432 7200	RKCD RKCF RKEB RKED	Dual-port Dual-port Dual-port Dual-port
High-S	peed Single Port RAM Blocks - Soft	Macros			RKEF	Dual-port
RJ49 RJ4B RJ4D RJ4F	Single-port RAM (32 word x 4 bit) Single-port RAM (64 word x 4 bit) Single-port RAM (128 word x 4 bit) Single-port RAM (256 word x 4 bit)	KD49 KD49 KD49 KD49	RU49 RU4B RU4D RU4F	778 1381 2556 4908	RKH9 RKHB RKHD RKKB	Dual-port Dual-port Dual-port Dual-port
RJ89 RJ8B RJ8D RJ8F	Single-port RAM (32 word x 8 bit) Single-port RAM (64 word x 8 bit) Single-port RAM (128 word x 8 bit) Single-port RAM (256 word x 8 bit)	KD8B	RU89 RU8B RU8D RU8F	1384 1924 3632 7009	RKKD	Dual-port
RJ8H RJAB RJAD RJAF	Single-port RAM (512 word x 8 bit) Single-port RAM (64 word x 10 bit) Single-port RAM (128 word x 10 bit) Single-port RAM (256 word x 10 bit)	KD8B KDAB KDAB	RU8H RUAB RUAD RUAF	13781 2246 4262 8247	RB4D RB4F RB4H RB4M	Single-po Single-po Single-po Single-po
RJAH RJC9 RJCB RJCD	Single-port RAM (512 word x 10 bit) Single-port RAM (32 word x 16 bit) Single-port RAM (64 word x 16 bit) Single-port RAM (128 word x 16 bit)	KD49 KD8B	RUAH RUC9 RUCB RUCD	16249 2602 3666 7062	RB4S RB4U RB8D RB8F	Single-po Single-po Single-po Single-po
RJCF RJEB RJED RJEF	Single-port RAM (256 word x 16 bit) Single-port RAM (64 word x 20 bit) Single-port RAM (128 word x 20 bit) Single-port RAM (256 word x 20 bit)	KD8B KDAB KDAB	RUCF RUEB RUED RUEF	13789 4306 8318 16265	RB8H RB8M RB8S RBAF	Single-po Single-po Single-po Single-po
RJH9 RJHB RJHD RJKB	Single-port RAM (32 word x 32 bit) Single-port RAM (64 word x 32 bit) Single-port RAM (128 word x 32 bit) Single-port RAM (64 word x 40 bit)	KD49 KD8B KD8B	RUH9	5030 7143	RBAH RBAM RBAS RBCD	Single-po Single-po Single-po Single-po
RJKD	Single-port RAM (128 word x 40 bit) Single-port RAM (128 word x 40 bit) Speed Dual Port RAM Blocks - Soft N	KDAB	RUKD		RBCF RBCH RBCM RBHD	Single-po Single-po Single-po Single-po
RK49 RK4B RK4D RK4F	Dual-port RAM (32 word x 4 bit) Dual-port RAM (64 word x 4 bit) Dual-port RAM (128 word x 4 bit) Dual-port RAM (256 word x 4 bit)	KE49 KE49 KE49 KE49	RU49 RU4B RU4D RU4F	1051 1910 3690 6944	RBHF RBHH RBKF RBKH	Single-po Single-po Single-po Single-po

RK87 Dual-port RAM (16 word x 8 bit) KE87 RU87 RK89 Dual-port RAM (32 word x 8 bit) KE49 RU89 1904 RK88 Dual-port RAM (64 word x 8 bit) KE88 RU88 2413 RK80 Dual-port RAM (128 word x 8 bit) KE88 RU80 4587

Block	Description	Basic RAM	BIST	Cells
	Memory Blocks			
High-S	peed Dual-Port RAM Blocks - Soft M	lacros (C	ont.)	
RK8F RK8H RKAB RKAD	Dual-port RAM (256 word x 8 bit) Dual-port RAM (512 word x 8 bit) Dual-port RAM (64 word x 10 bit) Dual-port RAM (128 word x 10 bit)	KE8F KE8F KEAB KEAB	RU8F RU8H RUAB RUAD	8887 17501 2733 5215
RKAF RKAH RKC9 RKCB	Dual-port RAM (256 word x 10 bit) Dual-port RAM (512 word x 10 bit) Dual-port RAM (32 word x 16 bit) Dual-port RAM (64 word x 16 bit)	KEAF KEAF KE49 KE8B	RUAF RUAH RUC9 RUCB	10129 19969 3612 4609
RKCD RKCF RKEB RKED	Dual-port RAM (128 word x 16 bit) Dual-port RAM (256 word x 16 bit) Dual-port RAM (64 word x 20 bit) Dual-port RAM (128 word x 20 bit)	KE8B KE8F KEAB KEAB	RUCD RUCF RUEB RUED	892 1749 5249 1018
RKEF RKH9 RKHB RKHD	Dual-port RAM (256 word x 20 bit) Dual-port RAM (32 word x 32 bit) Dual-port RAM (64 word x 32 bit) Dual-port RAM (128 word x 32 bit)	KE49 KE8B KE8B KE8B	RUH9 RUHB RUHD RUHD	19968 7029 8998 17604
RKKB RKKD	Dual-port RAM (64 word x 40 bit) Dual-port RAM (128 word x 40 bit)	KEAB KEAB	RUKB RUKD	10270 2011
High-D	ensity Single-Port RAM Blocks - So	ft Macros	;	
RB4D RB4F RB4H RB4M	Single-port RAM (128 word x 4 bit) Single-port RAM (256 word x 4 bit) Single-port RAM (512 word x 4 bit) Single-port RAM (1K word x 4 bit)	 	_ _ _	117 213 403 782
RB4S RB4U RB8D RB8F	Single-port RAM (2K word x 4 bit) Single-port RAM (4K word x 4 bit) Single-port RAM (128 word x 8 bit) Single-port RAM (256 word x 8bit)	 		1543 3053 213 362
RB8H RB8M RB8S RBAF	Single-port RAM 512 word x 8 bit) Single-port RAM (1K word x 8 bit) Single-port RAM (2K word x 8 bit) Single-port RAM (256 word x 10 bit)	 	 	699 1161 2295 443
RBAH RBAM RBAS RBCD	Single-port RAM (512 word x 10 bit) Single-port RAM (1K word x 10 bit) Single-port RAM (2K word x 8 bit) Single-port RAM (128 word x 16 bit)	 	 	861 1436 2845 407
RBCF RBCH RBCM RBHD	Single-port RAM (256 word x 16 bit) Single-port RAM (512 word x 16 bit) Single-port RAM (1K word x 16 bit) Single-port RAM (128 word x 32 bit)	 		703 1376 2298 794
RBHF RBHH RBKF RBKH	Single-port RAM (256 word x 32 bit) Single-port RAM (512 word x 32 bit) Single-port RAM (256 word x 40 bit) Single-port RAM (512 word x 40 bit)			1384 2728 1710 3376

CMOS-6/6A/6V/6X



Block	Description	Basic RAM	BIST	Cells	Block	Description	Basic RAM	BIST	Cells
	Memory Blocks (Cont.)				Memory Blo	cks (Cont.)		
ROM B	locks				RAM T	est (BIST)			
J14D J14F	128 word x 4 bit ROM 256 word x 4 bit ROM	_	_	720 1040	RU49 RU4B	32 word x 4 bit 64 word x 4 bit			
J14H J14M	512 word x 4 bit ROM 1K word x 4 bit ROM	_	_	1512 2408	RU4D RU4F	128 word x 4 bit 256 word x 4 bit	_	_	
J14S J14U J18D J18F	2K word x 4 bit ROM 4K word x 4 bit ROM 128 word x 8 bit ROM 256 word x 8 bit ROM	 	 	3960 6776 1040 1456	RU87 RU89 RU8B RU8D	16 word x 8 bit 32 word x 8 bit 64 word x 8 bit 128 word x 8 bit	 	 	
J18H J18M J18S J18U	512 word x 8 bit ROM 1K word x 8 bit ROM 2K word x 8 bit ROM 4K word x 8 bit ROM	 	_ _ _	2352 3784 6600 11704	RU8F RU8H RUAB RUAD	256 word x 8 bit 512 word x 8 bit 64 word x 10 bit 128 word x 10 bit	 		
J18W J1CD J1CF J1CH	4K word x 8 bit ROM 128 word x 16 bit ROM 256 word x 16 bit ROM 512 word x 16 bit ROM	 	 	21584 1456 2352 3696	RUAF RUAH RUC9 RUCB	256 word x 10 bit 512 word x 10 bit 32 word x 16 bit 64 word x 16 bit	 		
J1CM J1CS J1CU J1HF	1K word x 16 bit ROM 2K word x 16 bit ROM 4K word x 16 bit ROM 256 word x 32 bit ROM	 	 	6512 11400 21280 3696	RUCD RUCF RUEB RUED	128 word x 16 bit 256 word x 16 bit 64 word x 20 bit 128 word x 20 bit	 	 	
J1HH J1HM J1HS	512 word x 32 bit ROM 1K word x 32 bit ROM 2K word x 32 bit ROM		 	6512 11248 21128	RUEF RUH9 RUHB RUHD	256 word x 20 bit 32 word x 32 bit 64 word x 32 bit 128 word x 32 bit		_ _ _	
					RUKB RUKD	64 word x 40 bit 128 word x 40 bit		_	



NEC ASIC DESIGN CENTERS

WEST

401 Ellis Street
 P.O. Box 7241
 Mountain View, CA 94039

TEL 415 965-6533 FAX 415 965-6788

 One Embassy Centre 9020 S.W. Washington Square Road, Suite 400 Tigard, OR 97223

TEL 503 671-0177 FAX 503 643-5911

 200 E. Sandpointe, Bldg. 8, Suite 150 Santa Ana, CA 92707

TEL 714 546-0501 FAX 714 432-8793

THIRD-PARTY DESIGN CENTERS

WEST

SOUTH CENTRAL/SOUTHEAST

 16475 Dallas Parkway, Suite 380 Dallas, TX 75248

TEL 214 250-4522 FAX 214 931-8680

- Research Triangle Park 2525 Meridian Parkway, Suite 320 Durham, NC 27713
 - TEL 919544-4132 FAX 919544-4109

NORTH CENTRAL/NORTHEAST

NORTH CENTRAL/NORTHEAST

• 1500 W. Shure Drive, Suite 240 Arlington Heights, IL 60004

TEL 708 398-3600 FAX 708 577-9219

 One Natick Executive Park Natick, MA 01760

TEL 508 655-8833 FAX 508 653-2915

SOUTH CENTRAL/SOUTHEAST

 Koos Technical Services, Inc. 385 Commerce Way, Suite 101 Longwood, FL 32750

TEL 407 260-8727 FAX 407 260-6227

 Integrated Silicon Systems Inc. 2222 Chapel Hill Nelson Highway Durham, NC 27713

TEL 919 361-5814 FAX 919 361-2019



CORPORATE HEADQUARTERS

401 Ellis Street P.O. Box 7241 Mountain View, CA 94039 TEL 415 960-6000 TLX 3715792

©1992 NEC Electronics Inc./Printed in U.S.A

15

For literature, call toll-free 8 a.m. to 4 p.m. Pacific time: 1-800-632-3531

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document. IEU-7922, IP-8090 (990)

APR 0 6 199

APR OG 🕍

029789 V_ K

Document No. 70020-5